verilog or systemc for testbench

Posted by Alphaneo on Stack Overflow See other posts from Stack Overflow or by Alphaneo
Published on 2009-03-17T08:22:46Z Indexed on 2010/04/20 12:33 UTC
Read the original article Hit count: 263

Filed under:

verilog

|

systemc

|

testbench

|

Hardware

I am assigned with the task of verifying some verilog based RTL code. Now, coding the RTL testbench using verilog seems to be very difficult (for me). So I would like to try one of the following. - Try providing a PLI interface to the RTL and thereby invoke 'C functions for testing - Using system 'C for interfacing the 'C functions

PS: I already have a extensive 'C code that was used for testing the behavioral model. I am new to the world of hardware programming. Any pointers would be greatly appreciated.

© Stack Overflow or respective owner

Related posts about verilog

multiple input wire definiton in verilog?

as seen on Stack Overflow - Search for 'Stack Overflow'
how to create a connection in verilog which interconnects a,b,c,d where a,b,c are inputs.? >>> More
Where can i get Verilog codings?

as seen on Stack Overflow - Search for 'Stack Overflow'
I am doing a project in Verilog, and the project is a low power parallel multiplier. I am going to fed the codings in FPGA kit. I need model Veriog codings. In which site can I get or suggest some good books. >>> More
Assign a value to a reg in Verilog

as seen on Stack Overflow - Search for 'Stack Overflow'
for (j=0;j<k;j=j+1) begin:loop2 assign row[i+1][j][m+i:0] = {1'b0,row[i][j][m+i-1:0]}; end row is a register. It does not work as I am doing it. Can anyone please help me to fix it? Thank you very much. >>> More
assign a value to reg in verilog

as seen on Stack Overflow - Search for 'Stack Overflow'
for (j=0;j<k;j=j+1) begin:loop2 assign row[i+1][j][m+i:0] = {1'b0,row[i][j][m+i-1:0]}; end row is a register, it does not work as I am doing it. Can anyone please help me to fix it? Thank you very much. >>> More
Verilog code simulates but does not run as predicted on FPGA

as seen on Stack Overflow - Search for 'Stack Overflow'
I did a behavioral simulation of my code, and it works perfectly. The results are as predicted. When I synthesize my code and upload it to a spartan 3e FPGA and try to analyze using chipscope, the results are not even close to what I would have expected. What have I done incorrectly? http://pastebin… >>> More

Related posts about systemc

Compiling SystemC library in Mingw32

as seen on Stack Overflow - Search for 'Stack Overflow'
I have been trying to compile systemC library in Mingw32 and I am getting an error when I run the "configure" command which says that the architecture is not supported. Anyone out there solved this problem? >>> More
verilog or systemc for testbench

as seen on Stack Overflow - Search for 'Stack Overflow'
I am assigned with the task of verifying some verilog based RTL code. Now, coding the RTL testbench using verilog seems to be very difficult (for me). So I would like to try one of the following. - Try providing a PLI interface to the RTL and thereby invoke 'C functions for testing - Using system… >>> More
CodePlex Daily Summary for Tuesday, July 30, 2013

as seen on Code Plex - Search for 'Code Plex'
CodePlex Daily Summary for Tuesday, July 30, 2013Popular ReleasesnopCommerce. Open source shopping cart (ASP.NET MVC): nopCommerce 3.10: Highlight features & improvements: • Performance optimization. • New more user-friendly product/product-variant logic… >>> More