Cache coherence literature for big (>=16CPU) systems

Posted by osgx on Super User See other posts from Super User or by osgx
Published on 2010-02-06T14:31:40Z Indexed on 2010/03/15 5:30 UTC
Read the original article Hit count: 346

Filed under:
|
|
|

Hello

What books and articles can you recommend to learn basis of cache coherence problems in big SMP systems (which are NUMA and ccNUMA really) with >=16 cpu sockets?

Something like SGI Altix architecture analysis may be interesting.

What protocols (MOESI, smth else) can scale up well?

© Super User or respective owner

Related posts about cache

Related posts about smp