Modifiers in Makefile rule's dependency list

Posted by gnu_maker on Stack Overflow See other posts from Stack Overflow or by gnu_maker
Published on 2010-05-08T02:43:28Z Indexed on 2010/05/08 2:48 UTC
Read the original article Hit count: 199

Filed under:

makefile

|

macros

The problem is fairly simple. I am trying to write a rule, that given the name of the required file will be able to tailor its dependencies.

Let's say I have two programs: calc_foo and calc_bar and they generate a file with output dependent on the parameter. My target would have a name 'target_*_*'; for example, 'target_foo_1' would be generated by running './calc_foo 1'.

The question is, how to write a makefile that would generate outputs of the two programs for a range of parameters?

© Stack Overflow or respective owner

Related posts about makefile

How can I build pyv8 from source on FreeBSD against the v8 port?

as seen on Server Fault - Search for 'Server Fault'
I am unable to build pyv8 from source on FreeBSD. I have installed the /usr/ports/lang/v8 port, and I'm running into the following error. It seems that pyv8 wants to build v8 itself even though v8 is already built and installed. How can I point pyv8 to the already installed location of v8? #… >>> More
What are Makefile.am and Makefile.in?

as seen on Stack Overflow - Search for 'Stack Overflow'
These 2 files are mostly seen in an opensource project, what are they for,how do they work? >>> More
How to add a c file to be compiled with a package

as seen on Ask Ubuntu - Search for 'Ask Ubuntu'
I want to add a file hstest.c which comes with bluez package but not by default added to the makefile to the sources that are compiled with the buid system. I read about makefiles and autotools but now I am hesitant to make changes to the makefiles. Should I modify the makefile.am and then run automake… >>> More
Exporting makefile from Eclipse CDT

as seen on Stack Overflow - Search for 'Stack Overflow'
I have C++ project in the Ubuntu OS, Eclipse CDT. My final goal is to build the project binaries for FreeBSD OS. The first test. I create simple C++ CDT project with main.cpp file: cout << "OK" << endl; and build it. Then I open Terminal window in Release directory: alex@alex-linux:~/workspace/HelloWorld/Release$… >>> More
how to use pkg-config or something equivalent in makefile

as seen on Stack Overflow - Search for 'Stack Overflow'
Hi , Could someone please tell us how to use pkg-config in Makefile. here is an exp: `pkg-config --cflags --libs protobuf` Makefile file CXX = g++ CXXFLAGS = -Wall -ansi -pedantic -g # # I tried this line, but not working PKGS = `pkg-config --cflags --libs protobuf` # ifeq ($(shell uname),SunOS) … >>> More

Related posts about macros

"macros have been disabled" message in Word 2007 but no macros

as seen on Super User - Search for 'Super User'
Hi there, I open a .doc file in Word 2007 (sorry I am unable to supply the .doc) which pops up with a message above the document "Security warning: Macros have been disabled" but there are no macros shown in the macros listing and no functionality displayed in the VBScript editor. Why does Word… >>> More
Avoiding symbol capture when using macros to generate functions (or other macros)

as seen on Stack Overflow - Search for 'Stack Overflow'
I'm a bit confused as to exactly when symbol capture will occur with clojure macros. Suppose that I have a macro which defines a function from keywords. In this trivial example, (defmacro foo [keywd1 keywd2] `(defn ~(symbol (name keywd1)) [~(symbol (name keywd2))] (* 2 ~(symbol… >>> More
Macros's that define macros

as seen on Stack Overflow - Search for 'Stack Overflow'
Does anyone know how to pull off something like this... I have alot of repetitive macros as : - #define MYMACRO1(x) Do1(x) #define MYMACRO2(x,y) Do2(x, y) #define MYNEXTMACRO1(x) Do1(x) #define MYNEXTMACRO2(x,y) Do2(x, y) The code above works fine, but I want to write a macro… >>> More
Macros in macros (C++)

as seen on Stack Overflow - Search for 'Stack Overflow'
Is it possible to put a macro in a macro in c++? Something like: #define Something\ #ifdef SomethingElse\ //do stuff \ #endif\ I tried and it didn't work so my guess is it doesn't work, unless there's some sort of syntax that can fix it? >>> More
makefile: how to call macros in macros

as seen on Stack Overflow - Search for 'Stack Overflow'
Hello, I have the following macros in my make file: pdf: // do something clean: // just another fancy thing No I want to declare a macro all: which include (or call) the makros above. The following thing doesn't work: all: pdf: clean: I don't want to repeat the code from pdf:… >>> More