How to change the probability distribution of SystemVerilog random variables?

Posted by krupan on Stack Overflow See other posts from Stack Overflow or by krupan
Published on 2010-05-18T20:59:26Z Indexed on 2010/05/18 21:00 UTC
Read the original article Hit count: 407

Filed under:

system-verilog

This is for SystemVerilog. I know you can specify weights for values, or ranges of values, in the set of values that a random variable chooses from, but what if you want a nice Gaussian distribution? How do you write that kind of constraint?

Related posts about system-verilog

How to change the probability distribution of SystemVerilog random variables?

as seen on Stack Overflow - Search for 'Stack Overflow'
This is for SystemVerilog. I know you can specify weights for values, or ranges of values, in the set of values that a random variable chooses from, but what if you want a nice Gaussian distribution? How do you write that kind of constraint? >>> More
verilog / systemverilog -- What is the behavior of blocking statements across two always blocks?

as seen on Stack Overflow - Search for 'Stack Overflow'
I am wondering about the behavior of the below code. There are two always blocks, one is combinational to calculate the next_state signal, the other is sequential which will perform some logic and determine whether or not to shutdown the system. It does this by setting the shutdown_now signal high… >>> More
Assign a value to a reg in Verilog

as seen on Stack Overflow - Search for 'Stack Overflow'
for (j=0;j<k;j=j+1) begin:loop2 assign row[i+1][j][m+i:0] = {1'b0,row[i][j][m+i-1:0]}; end row is a register. It does not work as I am doing it. Can anyone please help me to fix it? Thank you very much. >>> More
assign a value to reg in verilog

as seen on Stack Overflow - Search for 'Stack Overflow'
for (j=0;j<k;j=j+1) begin:loop2 assign row[i+1][j][m+i:0] = {1'b0,row[i][j][m+i-1:0]}; end row is a register, it does not work as I am doing it. Can anyone please help me to fix it? Thank you very much. >>> More
Exporting tasks to 'C using DPI

as seen on Stack Overflow - Search for 'Stack Overflow'
I have an verilog based test-bench, interfaced to 'C source using DPI. Now using DPI I am planning to write my whole firmware. To do this I need 3 things Register Read Register Write Interrupt handler As I understand, register reads and writes are tasks that I need to export from the RTL test-bench… >>> More

Developer IT

How to change the probability distribution of SystemVerilog random variables? - Developer IT

How to change the probability distribution of SystemVerilog random variables?

system-verilog

Related posts about system-verilog

How to change the probability distribution of SystemVerilog random variables?

verilog / systemverilog -- What is the behavior of blocking statements across two always blocks?

Assign a value to a reg in Verilog

assign a value to reg in verilog

Exporting tasks to 'C using DPI

Categories cloud