How to define clock input in Xilinx

Posted by seventeen on Stack Overflow See other posts from Stack Overflow or by seventeen
Published on 2010-05-03T14:22:55Z Indexed on 2010/05/03 14:28 UTC
Read the original article Hit count: 417

Filed under:

digital-logic

|

xilinx

|

homework

Hey, I have almost no experience with Xilinx. I have a group project for a Digital Logic course that is due soon, where my partner, who was supposed to take care of the Xilinx simulations decided to bail on me. So here I am trying to figure it out last minute.

I have designed a synchronous counter using a few JK Flip Flops and I need to define the CLK input for the FJKCs.

I have drawn up the correct schematic, but I cannot figure out how to define a clock input.

Any help appreciated, and yes, this is homework. I just can't find any basic xilinx documentation/tutorials online and I honestly don't have time to learn the whole IDE.

© Stack Overflow or respective owner

Related posts about digital-logic

How much is modern programming still tied to underyling digital logic?

as seen on Programmers - Search for 'Programmers'
First of all: I've got no academic background. I'm working primarily with Java and Spring and I'm also fond of web programming and relational databases. I hope I'm using the right terms and I hope that this vague question makes some sense. Today the following question came to my mind: How much is… >>> More
How to define clock input in Xilinx

as seen on Stack Overflow - Search for 'Stack Overflow'
Hey, I have almost no experience with Xilinx. I have a group project for a Digital Logic course that is due soon, where my partner, who was supposed to take care of the Xilinx simulations decided to bail on me. So here I am trying to figure it out last minute. I have designed a synchronous counter… >>> More
Linear feedback shift register?

as seen on Stack Overflow - Search for 'Stack Overflow'
Lately I bumped repeatedly into the concept of LFSR, that I find quite interesting because of its links with different fields and also fascinating in itself. It took me some effort to understand, the final help was this really good page, much better than the (at first) cryptic wikipedia entry. So… >>> More
How beneficial is this subject combination for an undergrad CS student?

as seen on Stack Overflow - Search for 'Stack Overflow'
I'm an undergrad Computer Science student and studying online. There is a lot of self study, independent research and practice i have to do myself. I wonder how beneficial would it be to choose this subject combination in programming: Data Structures OOP Assembly Language & Computer Architecture Although… >>> More

Related posts about xilinx

Compile OpenSSL from source using Xilinx EDK

as seen on Stack Overflow - Search for 'Stack Overflow'
I want to use openSSL functions in my xilinx C++ project. So i downloaded the source and tried to compile using the makefile. But unfortunately the linux box I was provided did not contained the required software (perl5, make, etc) to compile the source using makefile. So as the second option i tried… >>> More
How to define clock input in Xilinx

as seen on Stack Overflow - Search for 'Stack Overflow'
Hey, I have almost no experience with Xilinx. I have a group project for a Digital Logic course that is due soon, where my partner, who was supposed to take care of the Xilinx simulations decided to bail on me. So here I am trying to figure it out last minute. I have designed a synchronous counter… >>> More
Looking for library declaration of IP Module

as seen on Stack Overflow - Search for 'Stack Overflow'
Hi, I want to use the Xilinx hardware module of the ICAP controller in my own design. This module uses the following library: library hwicap_v5_00_a; use hwicap_v5_00_a.all; I was looking in the directories as well as subdirectories of Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores but… >>> More
Verilog errors during synthesis

as seen on Stack Overflow - Search for 'Stack Overflow'
Here is the code in question: http://pastebin.com/smqUNpdt When I do a syntax check, everything is okay. But when I try to synthesize with XST I get the following errors: ERROR:Xst:870 - "fibonacci.v" line 42: Can not simplify operator DIV. ERROR:Xst:899 - "fibonacci.v" line 29: The logic for <out>… >>> More
Verilog code simulates but does not run as predicted on FPGA

as seen on Stack Overflow - Search for 'Stack Overflow'
I did a behavioral simulation of my code, and it works perfectly. The results are as predicted. When I synthesize my code and upload it to a spartan 3e FPGA and try to analyze using chipscope, the results are not even close to what I would have expected. What have I done incorrectly? http://pastebin… >>> More