Looking for library declaration of IP Module

Posted by Martin on Stack Overflow See other posts from Stack Overflow or by Martin
Published on 2010-10-25T12:48:51Z Indexed on 2010/12/23 1:54 UTC
Read the original article Hit count: 622

Filed under:

fpga

|

xilinx

Hi,

I want to use the Xilinx hardware module of the ICAP controller in my own design. This module uses the following library:

library hwicap_v5_00_a;
use hwicap_v5_00_a.all;

I was looking in the directories as well as subdirectories of

Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores

but I could not find the package declaration of hwicap. Anyone an idea where Xilinx "hides" this information.

Many thanks

© Stack Overflow or respective owner

Related posts about fpga

Java GUI amd FPGA

as seen on Stack Overflow - Search for 'Stack Overflow'
Hi, I study on a robot simulator that written on Java environment.But sonar scan simulations and computational burden of some driven algorithms on robot drop my simulator's performance. So i have decided to use fpga module and put the computational burden on it.I have spartan 3a development kit… >>> More
Is FPGA course useful for a CS student?

as seen on Stack Overflow - Search for 'Stack Overflow'
I am a 3rd year computer science engineering student.Is it beneficial for me to go for FPGA course or seminar? >>> More
FPGA Filter Project

as seen on Stack Overflow - Search for 'Stack Overflow'
Do you guys have any good ideas on FPGA projects involving a filter? I want to do something interesting... not sure what. Thanks ahead of time. >>> More
Verilog code simulates but does not run as predicted on FPGA

as seen on Stack Overflow - Search for 'Stack Overflow'
I did a behavioral simulation of my code, and it works perfectly. The results are as predicted. When I synthesize my code and upload it to a spartan 3e FPGA and try to analyze using chipscope, the results are not even close to what I would have expected. What have I done incorrectly? http://pastebin… >>> More
Looking for a micro programmable FPGA + machine

as seen on Stack Overflow - Search for 'Stack Overflow'
Hi! I'm looking for a FPGA + machine. It should be entry level pricing (e.g no more than $200). EDIT: I want to make an ASM chart and program the FPGA to act like I specified in the chart >>> More

Related posts about xilinx

Compile OpenSSL from source using Xilinx EDK

as seen on Stack Overflow - Search for 'Stack Overflow'
I want to use openSSL functions in my xilinx C++ project. So i downloaded the source and tried to compile using the makefile. But unfortunately the linux box I was provided did not contained the required software (perl5, make, etc) to compile the source using makefile. So as the second option i tried… >>> More
How to define clock input in Xilinx

as seen on Stack Overflow - Search for 'Stack Overflow'
Hey, I have almost no experience with Xilinx. I have a group project for a Digital Logic course that is due soon, where my partner, who was supposed to take care of the Xilinx simulations decided to bail on me. So here I am trying to figure it out last minute. I have designed a synchronous counter… >>> More
Looking for library declaration of IP Module

as seen on Stack Overflow - Search for 'Stack Overflow'
Hi, I want to use the Xilinx hardware module of the ICAP controller in my own design. This module uses the following library: library hwicap_v5_00_a; use hwicap_v5_00_a.all; I was looking in the directories as well as subdirectories of Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores but… >>> More
Verilog errors during synthesis

as seen on Stack Overflow - Search for 'Stack Overflow'
Here is the code in question: http://pastebin.com/smqUNpdt When I do a syntax check, everything is okay. But when I try to synthesize with XST I get the following errors: ERROR:Xst:870 - "fibonacci.v" line 42: Can not simplify operator DIV. ERROR:Xst:899 - "fibonacci.v" line 29: The logic for <out>… >>> More
Verilog code simulates but does not run as predicted on FPGA

as seen on Stack Overflow - Search for 'Stack Overflow'
I did a behavioral simulation of my code, and it works perfectly. The results are as predicted. When I synthesize my code and upload it to a spartan 3e FPGA and try to analyze using chipscope, the results are not even close to what I would have expected. What have I done incorrectly? http://pastebin… >>> More