output not updating until next clock cycle

Posted by EquinoX on Stack Overflow See other posts from Stack Overflow or by EquinoX
Published on 2010-05-04T21:57:37Z Indexed on 2010/05/04 22:18 UTC
Read the original article Hit count: 249

Filed under:

verilog

|

vhdl

|

system-verilog

I have the code module below

always @(posedge Clk) begin

ForwardA = 0;
ForwardB = 0;

//EX Hazard
if (EXMEMRegWrite == 1) begin
 if (EXMEMrd != 0)
    if (EXMEMrd == IDEXrs)
        ForwardA = 2'b10;
   if (EXMEMrd == IDEXrt && IDEXTest == 0)
        ForwardB = 2'b10;
end


//MEM Hazard

if (MEMWBRegWrite == 1) begin
 if (MEMWBrd != 0) begin
    if (!(EXMEMRegWrite == 1 && EXMEMrd != 0 && (EXMEMrd == IDEXrs)))
            if (MEMWBrd == IDEXrs)
                ForwardA = 2'b01;
    if (IDEXTest == 0) begin
        if (!(EXMEMRegWrite == 1 && EXMEMrd != 0 && (EXMEMrd == IDEXrt)))
            if (MEMWBrd == IDEXrt)
                ForwardB = 2'b01;
    end
 end
end

end

The problem is that the output, which is ForwardA and ForwardB is not updated not on the rising clock edge rather than on the next rising clock edge... why is this?? How do I resolve so that the output is updated on the same positive rising clock edge?

Here's what I mean: alt text

ForwardA is updated with 2 on the next rising clock edge and not on the same rising clock edge

© Stack Overflow or respective owner

Related posts about verilog

multiple input wire definiton in verilog?

as seen on Stack Overflow - Search for 'Stack Overflow'
how to create a connection in verilog which interconnects a,b,c,d where a,b,c are inputs.? >>> More
Where can i get Verilog codings?

as seen on Stack Overflow - Search for 'Stack Overflow'
I am doing a project in Verilog, and the project is a low power parallel multiplier. I am going to fed the codings in FPGA kit. I need model Veriog codings. In which site can I get or suggest some good books. >>> More
Assign a value to a reg in Verilog

as seen on Stack Overflow - Search for 'Stack Overflow'
for (j=0;j<k;j=j+1) begin:loop2 assign row[i+1][j][m+i:0] = {1'b0,row[i][j][m+i-1:0]}; end row is a register. It does not work as I am doing it. Can anyone please help me to fix it? Thank you very much. >>> More
assign a value to reg in verilog

as seen on Stack Overflow - Search for 'Stack Overflow'
for (j=0;j<k;j=j+1) begin:loop2 assign row[i+1][j][m+i:0] = {1'b0,row[i][j][m+i-1:0]}; end row is a register, it does not work as I am doing it. Can anyone please help me to fix it? Thank you very much. >>> More
Verilog code simulates but does not run as predicted on FPGA

as seen on Stack Overflow - Search for 'Stack Overflow'
I did a behavioral simulation of my code, and it works perfectly. The results are as predicted. When I synthesize my code and upload it to a spartan 3e FPGA and try to analyze using chipscope, the results are not even close to what I would have expected. What have I done incorrectly? http://pastebin… >>> More

Related posts about vhdl

Case statements in VHDL

as seen on Stack Overflow - Search for 'Stack Overflow'
Hi, When programming in VHDL, can you use a variable in a case statement? This variable will modified by one of the cases i.e. case task is when 1 => when 2 => when number => is this OK? >>> More
error when synthesizing VHDL code

as seen on Stack Overflow - Search for 'Stack Overflow'
I am getting the warning that: One or more signals are missing in the sensitivity list of always block. always@(Address)begin ReadData = instructMem[Address]; end How do I get rid of this warning? >>> More
include floating point library in vhdl

as seen on Stack Overflow - Search for 'Stack Overflow'
I have pex_pkg.vhd and I want to use this library to make floating point adder but altera max+plus II give me an error can't open "PEX_lib" how to include this library in max+plus ? >>> More
VHDL, using arithmetic & variables in "downto"?

as seen on Stack Overflow - Search for 'Stack Overflow'
Hey, Quick VHDL question, I don't have access to Xilinx at the moment due to dead laptop, so can't test this. I was wondering if it's possible to use variables and arithmetic in 'downto' statements, e.g: proc: process (x) begin y <= z(x downto 0) & z(7 downto x); end process; Thanks. >>> More
VHDL - Problem with std_logic_vector

as seen on Stack Overflow - Search for 'Stack Overflow'
Hi, i'm coding a 4-bit binary adder with accumulator: library ieee; use ieee.std_logic_1164.all; entity binadder is port(n,clk,sh:in bit; x,y:inout std_logic_vector(3 downto 0); co:inout bit; done:out bit); end binadder; architecture binadder of binadder is signal state:… >>> More