Posted
by Aurélien Ribon
on Stack Overflow
See other posts from Stack Overflow
or by Aurélien Ribon
Published on 2010-05-20T12:15:02Z
Indexed on
2010/05/22
20:10 UTC
Read the original article
Hit count: 369
Hello,
Is there a good IDE to work with VHDL projects ? Or are most of the professionals working with emacs/vim/notepad++ ?
© Stack Overflow or respective owner
as seen on Stack Overflow
- Search for 'Stack Overflow'
Programmer using IDE more than else and mean to him a lot. But some time we need to customize it and change preference.
What is superior customization and changes you do it in visual studio IDE and other IDE?
>>> More
as seen on Stack Overflow
- Search for 'Stack Overflow'
I hope someone can assist me. I have RubyMine 2.0.2 installed on Windows 7 32 bit computer. Since a week ago (I presume it must have been after I have update some gems) I cant seem to debug form the IDE. I am trying to debug a rake task which I could before. Running the rake task normally works perfect…
>>> More
as seen on Dot net Slackers
- Search for 'Dot net Slackers'
In this article HimaBindu Vejella explains IDE enhancements in Visual Studio 2010 and .NET Framework 4.0.
>>> More
as seen on Dot net Slackers
- Search for 'Dot net Slackers'
In this article HimaBindu Vejella explains IDE enhancements in Visual Studio 2010 and .NET Framework 4.0.
>>> More
as seen on Dot net Slackers
- Search for 'Dot net Slackers'
In my previous article I explained some of the nice features related to IDE, in continuation to that I am going to explain Add Reference enhancements for developers, Windows 7 support for developers, Share Point 2010 enhancements , Office Business Application Support, Cloud Development, Document Map…
>>> More
as seen on Stack Overflow
- Search for 'Stack Overflow'
Hi,
When programming in VHDL, can you use a variable in a case statement? This variable will modified by one of the cases
i.e.
case task is
when 1 =>
when 2 =>
when number =>
is this OK?
>>> More
as seen on Stack Overflow
- Search for 'Stack Overflow'
I am getting the warning that:
One or more signals are missing in the sensitivity list of always block.
always@(Address)begin
ReadData = instructMem[Address];
end
How do I get rid of this warning?
>>> More
as seen on Stack Overflow
- Search for 'Stack Overflow'
I have pex_pkg.vhd and I want to use this library to make floating point adder but altera max+plus II give me an error can't open "PEX_lib" how to include this library in max+plus ?
>>> More
as seen on Stack Overflow
- Search for 'Stack Overflow'
Hey,
Quick VHDL question, I don't have access to Xilinx at the moment due to dead laptop, so can't test this.
I was wondering if it's possible to use variables and arithmetic in 'downto' statements, e.g:
proc: process (x)
begin
y <= z(x downto 0) & z(7 downto x);
end process;
Thanks.
>>> More
as seen on Stack Overflow
- Search for 'Stack Overflow'
Hi, i'm coding a 4-bit binary adder with accumulator:
library ieee;
use ieee.std_logic_1164.all;
entity binadder is
port(n,clk,sh:in bit;
x,y:inout std_logic_vector(3 downto 0);
co:inout bit;
done:out bit);
end binadder;
architecture binadder of binadder is
signal state:…
>>> More
